| Property |
Value |
| dbo:abstract
|
- CPLD (Complex Programmable Logic Device)ãšã¯ãããã°ã©ããã«ããžãã¯ããã€ã¹ã®äžçš®ã§ãPALãšFPGAã®äžéã®éç©åºŠãæã¡ããããäž¡æ¹ã®ã¢ãŒããã¯ãã£ã®ç¹åŸŽãæã£ãŠãããCPLD ã§äœããããããã¯ã¯ã§ãããããã«ã¯å æ³æšæºåœ¢ã§ã®è¡šçŸãšããç¹æ®ãªè«ççæäœãå®è£
ãããŠããã PALãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã
* äžæ®çºæ§ã§ããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ã¡ã¢ãªã§ãããå€ãã®FPGAãšéããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ROMã¯å¿
èŠãªããCPLDã¯ã·ã¹ãã ãç«ã¡äžãããšããã«æ©èœããã
* å€ãã®å€ãCPLDããã€ã¹ã§ã¯ãã»ãšãã©ã®è«çãããã¯ã¯å€éšãã³ã«æ¥ç¶ããä¿¡å·ãå
¥åãããã¯åºåããŠãããå
éšæ
å ±ã®èšæ¶ãæ·±ãã¬ã€ã€åãããè«çã«äœ¿çšãããããšã¯å°ãªããªã£ãŠããã
* ããã¯ãäžè¬ã«ã¯ããã倧ããªCPLDãããæ°ããCPLD補åãã¡ããªãŒã«ã¯åœãŠã¯ãŸããªãã FPGAãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã
* 倿°ã®ã²ãŒããå©çšå¯èœã§ãããCPLDã¯å
žåçã«ã¯æ°åããæ°äžã®è«çã²ãŒãã«çžåœãããã®ãæã¡ãäžçšåºŠã«è€éãªããŒã¿åŠçããã€ã¹ãå®è£
ããããšãã§ãããPALã¯å
žåçã«ã¯æ°çŸã®è«çã²ãŒãã«çžåœãããã®ãæã¡ãFPGAã¯å
žåçã«ã¯æ°äžããæ°çŸäžã®ç¯å²ã®è«çã²ãŒããæã€ã
* æäŸãããŠããè«çã¯ãè«çåãŸãã¯è«çç©ãããã¬ãã·ãã«ã§ããã¯ãã»ã«éã§ã®è€éãªãã£ãŒãããã¯ãã¹ãå€ãã®ãã䜿ãããæ©èœ (äŸãã°ãæŽæ°æŒç®ãªã©)ãå®è£
ããããã®ç¹å¥ãªè«çãå«ãŸããŠããã CPLDãšFPGAã®ã¢ããªã±ãŒã·ã§ã³äžéèŠãªéãã®ã²ãšã€ã«ãCPLDã¯ãããäžã®äžæ®çºæ§ã®ã¡ã¢ãªã§ã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ãããŠããããšããããšãããããã®ç¹åŸŽã®ããã«ãCPLDã¯é»æºæå
¥æã®ããŒãããŒãã®ããã®ããã€ã¹ãšããŠäœ¿ãããŠãããå
žåçãªäŸãšããŠãäžæ®çºæ§ã¡ã¢ãªããFPGAãžã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ããŒã¿ãããŒãããã®ã«CPLDã䜿ãããšãããã®ããããããããææ°FPGA補åã«ã¯ã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ã¡ã¢ãªãçµã¿èŸŒãã ã¢ãã«ãååšããã CPLDã¯ããã以åã«æ®åããŠããããå°ããªèŠæš¡ã®PLA(ããã¯æåã«ã«ãã£ãŠåºè·ããã)ãPALãšãã£ãããã€ã¹ãã鲿©ããŠãããã®ã§ãããPLAãPALã¯ãããã°ã©ã æ©èœãæäŸããããã€ãã®æ±çšããžãã¯ICãã¯ã€ã€ã§æ¥ç¶ããããšã«ãã£ãŠããã°ã©ã ããæ¹æ³ãã鲿©ããŠããã FPGAãšCPLDã®ããã€ã¹ã¢ãŒããã¯ãã£äžã®äž»ãªéãã¯ãFPGAãå
éšçã«ã¯ã«ãã¯ã¢ããããŒãã«(LUT)ãããŒã¹ã«ããŠããã®ã«å¯ŸããCPLDã¯ãã£ãã«ã¬ã¹åã²ãŒãã¢ã¬ã€(SOG)ã«ããè«çæ©èœã«ãã£ãŠããããšã§ããã (ja)
- CPLD (Complex Programmable Logic Device)ãšã¯ãããã°ã©ããã«ããžãã¯ããã€ã¹ã®äžçš®ã§ãPALãšFPGAã®äžéã®éç©åºŠãæã¡ããããäž¡æ¹ã®ã¢ãŒããã¯ãã£ã®ç¹åŸŽãæã£ãŠãããCPLD ã§äœããããããã¯ã¯ã§ãããããã«ã¯å æ³æšæºåœ¢ã§ã®è¡šçŸãšããç¹æ®ãªè«ççæäœãå®è£
ãããŠããã PALãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã
* äžæ®çºæ§ã§ããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ã¡ã¢ãªã§ãããå€ãã®FPGAãšéããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ROMã¯å¿
èŠãªããCPLDã¯ã·ã¹ãã ãç«ã¡äžãããšããã«æ©èœããã
* å€ãã®å€ãCPLDããã€ã¹ã§ã¯ãã»ãšãã©ã®è«çãããã¯ã¯å€éšãã³ã«æ¥ç¶ããä¿¡å·ãå
¥åãããã¯åºåããŠãããå
éšæ
å ±ã®èšæ¶ãæ·±ãã¬ã€ã€åãããè«çã«äœ¿çšãããããšã¯å°ãªããªã£ãŠããã
* ããã¯ãäžè¬ã«ã¯ããã倧ããªCPLDãããæ°ããCPLD補åãã¡ããªãŒã«ã¯åœãŠã¯ãŸããªãã FPGAãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã
* 倿°ã®ã²ãŒããå©çšå¯èœã§ãããCPLDã¯å
žåçã«ã¯æ°åããæ°äžã®è«çã²ãŒãã«çžåœãããã®ãæã¡ãäžçšåºŠã«è€éãªããŒã¿åŠçããã€ã¹ãå®è£
ããããšãã§ãããPALã¯å
žåçã«ã¯æ°çŸã®è«çã²ãŒãã«çžåœãããã®ãæã¡ãFPGAã¯å
žåçã«ã¯æ°äžããæ°çŸäžã®ç¯å²ã®è«çã²ãŒããæã€ã
* æäŸãããŠããè«çã¯ãè«çåãŸãã¯è«çç©ãããã¬ãã·ãã«ã§ããã¯ãã»ã«éã§ã®è€éãªãã£ãŒãããã¯ãã¹ãå€ãã®ãã䜿ãããæ©èœ (äŸãã°ãæŽæ°æŒç®ãªã©)ãå®è£
ããããã®ç¹å¥ãªè«çãå«ãŸããŠããã CPLDãšFPGAã®ã¢ããªã±ãŒã·ã§ã³äžéèŠãªéãã®ã²ãšã€ã«ãCPLDã¯ãããäžã®äžæ®çºæ§ã®ã¡ã¢ãªã§ã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ãããŠããããšããããšãããããã®ç¹åŸŽã®ããã«ãCPLDã¯é»æºæå
¥æã®ããŒãããŒãã®ããã®ããã€ã¹ãšããŠäœ¿ãããŠãããå
žåçãªäŸãšããŠãäžæ®çºæ§ã¡ã¢ãªããFPGAãžã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ããŒã¿ãããŒãããã®ã«CPLDã䜿ãããšãããã®ããããããããææ°FPGA補åã«ã¯ã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ã¡ã¢ãªãçµã¿èŸŒãã ã¢ãã«ãååšããã CPLDã¯ããã以åã«æ®åããŠããããå°ããªèŠæš¡ã®PLA(ããã¯æåã«ã«ãã£ãŠåºè·ããã)ãPALãšãã£ãããã€ã¹ãã鲿©ããŠãããã®ã§ãããPLAãPALã¯ãããã°ã©ã æ©èœãæäŸããããã€ãã®æ±çšããžãã¯ICãã¯ã€ã€ã§æ¥ç¶ããããšã«ãã£ãŠããã°ã©ã ããæ¹æ³ãã鲿©ããŠããã FPGAãšCPLDã®ããã€ã¹ã¢ãŒããã¯ãã£äžã®äž»ãªéãã¯ãFPGAãå
éšçã«ã¯ã«ãã¯ã¢ããããŒãã«(LUT)ãããŒã¹ã«ããŠããã®ã«å¯ŸããCPLDã¯ãã£ãã«ã¬ã¹åã²ãŒãã¢ã¬ã€(SOG)ã«ããè«çæ©èœã«ãã£ãŠããããšã§ããã (ja)
|
| dbo:thumbnail
| |
| dbo:wikiPageID
| |
| dbo:wikiPageInterLanguageLink
| |
| dbo:wikiPageLength
|
- 1904 (xsd:nonNegativeInteger)
|
| dbo:wikiPageRevisionID
| |
| dbo:wikiPageWikiLink
| |
| dct:subject
| |
| rdfs:comment
|
- CPLD (Complex Programmable Logic Device)ãšã¯ãããã°ã©ããã«ããžãã¯ããã€ã¹ã®äžçš®ã§ãPALãšFPGAã®äžéã®éç©åºŠãæã¡ããããäž¡æ¹ã®ã¢ãŒããã¯ãã£ã®ç¹åŸŽãæã£ãŠãããCPLD ã§äœããããããã¯ã¯ã§ãããããã«ã¯å æ³æšæºåœ¢ã§ã®è¡šçŸãšããç¹æ®ãªè«ççæäœãå®è£
ãããŠããã PALãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã
* äžæ®çºæ§ã§ããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ã¡ã¢ãªã§ãããå€ãã®FPGAãšéããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ROMã¯å¿
èŠãªããCPLDã¯ã·ã¹ãã ãç«ã¡äžãããšããã«æ©èœããã
* å€ãã®å€ãCPLDããã€ã¹ã§ã¯ãã»ãšãã©ã®è«çãããã¯ã¯å€éšãã³ã«æ¥ç¶ããä¿¡å·ãå
¥åãããã¯åºåããŠãããå
éšæ
å ±ã®èšæ¶ãæ·±ãã¬ã€ã€åãããè«çã«äœ¿çšãããããšã¯å°ãªããªã£ãŠããã
* ããã¯ãäžè¬ã«ã¯ããã倧ããªCPLDãããæ°ããCPLD補åãã¡ããªãŒã«ã¯åœãŠã¯ãŸããªãã FPGAãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã CPLDã¯ããã以åã«æ®åããŠããããå°ããªèŠæš¡ã®PLA(ããã¯æåã«ã«ãã£ãŠåºè·ããã)ãPALãšãã£ãããã€ã¹ãã鲿©ããŠãããã®ã§ãããPLAãPALã¯ãããã°ã©ã æ©èœãæäŸããããã€ãã®æ±çšããžãã¯ICãã¯ã€ã€ã§æ¥ç¶ããããšã«ãã£ãŠããã°ã©ã ããæ¹æ³ãã鲿©ããŠããã (ja)
- CPLD (Complex Programmable Logic Device)ãšã¯ãããã°ã©ããã«ããžãã¯ããã€ã¹ã®äžçš®ã§ãPALãšFPGAã®äžéã®éç©åºŠãæã¡ããããäž¡æ¹ã®ã¢ãŒããã¯ãã£ã®ç¹åŸŽãæã£ãŠãããCPLD ã§äœããããããã¯ã¯ã§ãããããã«ã¯å æ³æšæºåœ¢ã§ã®è¡šçŸãšããç¹æ®ãªè«ççæäœãå®è£
ãããŠããã PALãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã
* äžæ®çºæ§ã§ããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ã¡ã¢ãªã§ãããå€ãã®FPGAãšéããã³ã³ãã£ã®ã¥ã¬ãŒã·ã§ã³ROMã¯å¿
èŠãªããCPLDã¯ã·ã¹ãã ãç«ã¡äžãããšããã«æ©èœããã
* å€ãã®å€ãCPLDããã€ã¹ã§ã¯ãã»ãšãã©ã®è«çãããã¯ã¯å€éšãã³ã«æ¥ç¶ããä¿¡å·ãå
¥åãããã¯åºåããŠãããå
éšæ
å ±ã®èšæ¶ãæ·±ãã¬ã€ã€åãããè«çã«äœ¿çšãããããšã¯å°ãªããªã£ãŠããã
* ããã¯ãäžè¬ã«ã¯ããã倧ããªCPLDãããæ°ããCPLD補åãã¡ããªãŒã«ã¯åœãŠã¯ãŸããªãã FPGAãšå
±éããç¹åŸŽã¯ä»¥äžã®ããã§ããã CPLDã¯ããã以åã«æ®åããŠããããå°ããªèŠæš¡ã®PLA(ããã¯æåã«ã«ãã£ãŠåºè·ããã)ãPALãšãã£ãããã€ã¹ãã鲿©ããŠãããã®ã§ãããPLAãPALã¯ãããã°ã©ã æ©èœãæäŸããããã€ãã®æ±çšããžãã¯ICãã¯ã€ã€ã§æ¥ç¶ããããšã«ãã£ãŠããã°ã©ã ããæ¹æ³ãã鲿©ããŠããã (ja)
|
| rdfs:label
| |
| owl:sameAs
| |
| prov:wasDerivedFrom
| |
| foaf:depiction
| |
| foaf:isPrimaryTopicOf
| |
| is dbo:wikiPageWikiLink
of | |
| is owl:sameAs
of | |
| is foaf:primaryTopic
of | |